

ELECTRICAL TECHNOLOGY (ELECTRONICS)

GUIDELINES FOR PRACTICAL ASSESSMENT TASKS

GRADE 12

2021

These guidelines consist of 44 pages.

TABLE OF CONTENTS

1.	INTR	ODUCTION	PAGE 3
2.	TEA	CHER GUIDELINES	4
	2.1	How to administer PATs	4
	2.2	How to mark/assess the PATs	4
	2.3	PAT Programme of Assessment (PAT PoA)	5
	2.4	Moderation of PATs	6
	2.5 2.6	Absence/Non-submission of tasks Simulations	6 7
	2.7	Projects	7
	2.8	Working marks sheet	8
3.	LEAI	RNER GUIDELINES	9
	3.1	PAT 2021 cover page	9
	3.2	Instructions to learners	10
	3.2	Declaration of Authenticity	10
4.		JLATIONS	11
	4.1		11
	4.2	Simulation 2A: JFET amplifier circuit	15
		Facet sheet for simulation 2A: JFET amplifier circuit	18 19
		Simulation 2B: Darlington pair current amplifier Facet sheet for simulation 2B	21
	4.3	Simulation 3A: Monostable multivibrator using 555 IC	22
	1.0	Simulation 3B: Inverting op-amp using 741 IC	24
		Simulation 3C: Differentiator circuit using a 741 op-amp	26
		Facet sheet for simulation 3A, 3B and 3C	28
	4.4	Simulation 4: Hartley oscillator	29
		Facet sheet: Hartley Oscillator	32
5.		TION B: DESIGN AND MAKE	33
	5.1	Design and Make: Part 1	34
	5.2	Assessment of the Design and Make phase: Part 1	37
	5.3	Design and Make: Part 2	39
	5.4	Assessment of the Design and Make phase: Part 2	40
6.		JECTS	41
	6.1 6.2	Practical Project 6.1: 5 Watt Mini-amplifier (portable speaker)	41
	6.3	Practical Project 6.2 (Electronics): Dual voltage power supply Practical Project 3: Electronic piano	43 44
		·	
7.	CON	CLUSION	44

1. INTRODUCTION

The 18 Curriculum and Assessment Policy Statements subjects which contain a practical component all include a practical assessment task (PAT). These subjects are:

AGRICULTURE: Agricultural Management Practices, Agricultural Technology
 ARTS: Dance Studies, Design, Dramatic Arts, Music, Visual Arts

• SCIENCES: Computer Applications Technology, Information Technology,

Technical Sciences; Technical Mathematics

• SERVICES: Consumer Studies, Hospitality Studies, Tourism

• TECHNOLOGY: Civil Technology, Electrical Technology, Mechanical Technology and

Engineering Graphics and Design

A practical assessment task (PAT) mark is a compulsory component of the final promotion mark for all candidates offering subjects that have a practical component and counts 25% (100 marks) of the end-of-the-year examination mark. The PAT is implemented across the first three terms of the school year. This is broken down into different phases or a series of smaller activities that make up the PAT. The PAT allows for learners to be assessed on a regular basis during the school year and it also allows for the assessment of skills that cannot be assessed in a written format, e.g. test or examination. It is therefore important that schools ensure that all learners complete the practical assessment tasks within the stipulated period to ensure that learners are resulted at the end of the school year. The planning and execution of the PAT differs from subject to subject.

Practical assessment tasks are designed to develop and demonstrate a learner's ability to integrate a variety of skills in order to solve a problem. The PAT also makes use of a technological process to inform the learner what steps needs to be followed to derive a solution for the problem.

The PAT consists of four simulations and a practical project. The teacher may choose any ONE of the practical projects and any TWO simulations available for electronics.

The teacher must apply assessment on an ongoing basis at the same time that the learner is developing the required skills. TWO simulations should be completed by the learners, in addition to the manufacturing of a practical project.

The PAT incorporates all the skills the learner has developed throughout the year. The PAT ensures that all the different skills will be acquired by learners on completion of practical work, as well as the correct use of tools and instruments.

Requirements for presentation

A learner must present the following:

- PAT file with all the evidence of simulations, design and prototyping. A copy of the PAT 2021 cover page. The relevant simulations and assessment sheets should be copied and handed to each learner to include in the file.
- Practical project with:
 - o Enclosure:
 - The file must include a design.
 - The enclosure and the design must match.
 - No cardboard boxes are allowed.
 - Plastic, wooden and metal enclosures are acceptable.
 - Enclosures that are manufactured and/or assembled by the learners are preferred.
 - The enclosure should be accessible for scrutiny inside.
 - Lids that are secured are preferred.

Circuit board:

- The file should include the PCB design.
- The PCB must be mounted inside the enclosure in such a manner that it can be removed for scrutiny. Alternatively, inspection can be made from the bottom in cases where translucent (see-through) enclosures are used.
- Switches, potentiometers, connectors and other items must be mounted.
- Wiring must be neat and bound/wrapped.
- Wiring must be long enough to allow for the PCB to be removed and inspected with ease.

o Logo and name:

- The file should contain the logo and name design and specification plate.
- Logo, specification plate and name must be prominent on the enclosure.
- The logo/specification plate must be affixed in a permanent manner painted, glued or stuck on with vinyl

The PAT will have a financial impact on the school's budget and school management teams are required to make provision to accommodate this particular expense.

PAT components and other items must be acquired timeously, for use by the learners, before the end of the first term at the start of the academic year.

It is the responsibility of the HOD to ensure that the teacher is progressing with the PAT from the start of the school year.

Provincial departments are responsible for setting up moderation timetables and consequently PATs should be completed in time for moderation.

2. TEACHER GUIDELINES

2.1 How to administer PATs

Teachers must ensure that learners complete the simulations required for each term. The project should be started in January in order to ensure its completion by August. In instances where formal assessments take place, the teacher has to assume the responsibility thereof.

The PAT should be completed during the FIRST THREE TERMS and must be ready at the start of PAT moderation. Teachers must make copies of the relevant simulations and hand them to learners at the beginning of each term.

The PAT must not be allowed to leave the workshop and must be kept in a safe place at all times when learners are not working on them.

The weightings of the PAT must be adhered to and teachers are not allowed to change weightings for the different sections.

2.2 How to mark/assess the PATs

The PAT for Grade 12 will be set and assessed internally, but moderated externally. All formal assessment will be done by the teacher.

The teacher is required to produce a **working model and model answer file** that sets the baseline for assessment at a Highly Competent Level for every project choice exercised by the learners. This file must include all the simulations with answers the teacher has done him/herself. The teacher will use the model answers and project to assess the simulations and projects of the learners.

Once a facet sheet has been completed by the teacher, assessment will be deemed to be complete. No re-assessment will be done once the facet sheets have been completed and captured by the teacher. Learners must ensure that the work is done to the required standard before the teacher finally assesses the PAT during each stage of completion.

2.3 PAT Programme of Assessment (PAT PoA)

The programme of assessment (PoA) of the PAT is as follows:

TIME FRAME	ACTIVITY	RESPONSIBILITY
	Preparation for	Teacher – Builds the models and works out the model answers for
	PAT 2021	the simulations for 2021. Identifies shortages in tools, equipment
		and consumable items for simulations that must be procured in
		2021.
		SMT – Receives procurement requests from teachers and
		processes payments for the acquisition of required items
January-March	Simulation 1	Teacher – Copies and hands out simulations
2021		Learners – Complete simulations
		Teacher – Assesses simulations
		HOD – Checks if tasks have been completed and marked by the
		teacher before the holiday
January 2021	PAT project –	Teacher – Obtains quotations for PAT projects
	procurement	Principal – Approves PAT procurement for PAT projects
		Teacher – Ensures that PAT projects are ordered and delivered
		HOD – Checks in on teacher to see if the process is adhered to
February 2021	PAT project –	Teacher – Ensures that there is secure storage for PAT projects
	learners	Teacher – Hands out and takes in PAT projects
	commence with	Teacher – Includes practical sessions for learners to complete the
	project	PAT project every week
		Learners – Commence with completion of the PAT project
		HOD – Checks in on teacher to ensure that practical workshop
		sessions take place on a weekly basis
April-June	Simulation 2	Teacher – Copies and hands out simulations
2021	Cirridiation 2	Learners – Complete simulations
		Teacher – Assesses simulations
		HOD – Checks if tasks have been completed and marked by the
		teacher before the holiday
April-June	Moderation of	District subject facilitator/subject specialist will visit the school and
2021	Simulation 1	moderate simulation 1
		10% of learners' work is moderated
April-June	PAT project –	Teacher – Ensures that there is secure storage for PAT projects
2021	learners	Teacher – Hands out and takes in PAT projects
	continue with	Teacher – Includes practical sessions for learners to complete the
	project	PAT project every week
		Learners – Continue with completion of the PAT project
		HOD – Checks in on teacher to ensure that practical workshop
		sessions take place on a weekly basis
July holidays	PAT	Learners that are behind on the PAT are required to complete the
2021	intervention	project during this holiday.
July-August	Moderation of	District subject facilitator/subject specialist will visit the school and
2021	Simulation 2	moderate simulation 2 – different learners from the previous term
		10% of learners' work is moderated
July-August	PAT project –	Teacher – Ensures that there is secure storage for PAT projects
2021	completion	Teacher – Hands out and takes in PAT projects
]		Teacher – Completes the PAT project with learners and compiles
		the PAT file
		Learners – Complete the PAT project and file
		HOD – Checks to see that 100% of the PAT files and projects are
		completed and assessed
September-	PAT	PAT projects are moderated by subject facilitators/subject
October 2021	moderation	specialists from the province and learners are available to
20.000. 2021		demonstrate skills
		10% of learners are moderated randomly
	1	1 1070 C. Todiffold die Mederated Fariating

2.4 Moderation of PATs

Provincial moderation of each term's simulations will start as early as the following term. Simulation 1 should be moderated as soon as the second term starts. Similarly, Simulation 2 will be moderated in July. The project will, however, only be moderated on completion.

During moderation of the PAT the learner's file and project must be presented to the moderator.

The moderation process is as follows:

- During moderation, learners are randomly selected to demonstrate the different simulations. Both simulations will be moderated.
- The teacher is required to build an exemplar model for each project type chosen for the school.
- This model must be on display during moderation.
- The teacher's model forms the standard of the moderation at Level 4 (Highly Competent).
- Level 5 assessments must exceed the model of the teacher in skill and finishing.
- Learners who are moderated will have access to their files during moderation and may refer to the simulations they completed earlier in the year.
- Learners may NOT ask assistance from other learners during moderation.
- All projects and files must be on display for the moderator.
- If a learner is unable to repeat the simulation or cannot produce a working circuit during moderation, marks will be deducted and circuits assessed as not being operational.
- The moderator will randomly select no fewer than **two projects** (not simulations) and the learners involved will have to explain how the project was manufactured.
- Where required, the moderator should be able to call on the learner to explain the function and principles of operation, and request the learner to exhibit the skills acquired through the simulations for moderation purposes.
- On completion the moderator will, if needed, adjust the marks of the group upwards or downwards, depending on the outcome of moderation.
- Normal examination protocols for appeals will be adhered to, if a dispute arises from adjustments made.

2.5 Absence/Non-submission of Tasks

The absence of a PAT mark in Electrical Technology without a valid reason: The learner will be given three weeks before the commencement of the final end-of-year examination to submit outstanding task. Should the learner fail to fulfil the outstanding PAT requirement, such a learner will be awarded a zero (0) for that PAT component.

2.6 Simulations

Simulations are circuits, experiments and tests/tasks which the learner will have to build, test and measure and practically do as part of the development of practical skills. These skills have to be illustrated to the external moderator that visits the school at intervals during the school year.

Teachers who make use of simulation programs on a computer may use it for the learners to practice on. However, it is required that the circuit be built using real components and that measurements be made with actual instruments for the purposes of assessment and moderation.

The correct procedure for completing simulations is outlined below for teachers and school management teams who are responsible for the implementation of the PAT in Electrical Technology.

- STEP 1: The teacher will choose simulations from the provided examples.
- STEP 2: Compile a list of the components needed for every simulation. Add extra components as these items are very small and you will need extras, as these items are lost/damaged very easily when learners work with them.
- STEP 3: Contact three different electronics component suppliers for comparative quotations.
- STEP 4: Submit the quotations to the SMT for approval and procurement of the items.
- STEP 5: Place the components in storage. Collate items for each simulation, thus making it easier to distribute and use during practical sessions. Ensure that different values of components do not mix, as this would lead to components being used incorrectly and this could damage the component and in extreme cases, the equipment used.
- STEP 6: Copy the relevant simulations and hand them out to learners at the start of the term.

Teachers are allowed to adjust circuits and component values to suit their environment/resource availability.

Teachers are required to develop a set of model answers in the teacher's file.

Moderators will use the teacher's model answers and artefacts when moderating.

2.7 Projects

The projects are construction projects teachers can choose for their learners. These projects are based on proven circuits provided from schools and subject advisors. The projects are based on working prototypes and require careful construction in order for it to operate correctly.

Projects are varied in cost and teachers must ensure that the projects chosen fall within the scope of the school's budget.

Once the teacher has decided on a circuit, he/she must construct the prototype. Thereafter, copies of the provided circuit can be made and distributed to learners. They MUST redraw these circuits in their file correctly.

The description of the operation of the circuits is NOT complete. It is required of learners to interrogate the function of the components in the provided circuit. They should elaborate on the purpose of components in the circuit. It is recommended that those learners investigate similar circuits available on the internet and in the school library or workshop reference books.

NSC

2.8 Working mark sheet

(A working Excel file is provided with this PAT)

PAT mark sheet		Term 1	Term 2	Project				_
No.	Name of Learner	Simulation 1 50	Simulation 2 50	Design and Make Part 1 120	Design and Make Part 2 30	Total = Term 1 + Term 2 + Project 250	Mark out of 100	Moderated Mark
1								
2								
3								
4								
5								
6								
7								
8								
9 10								
11								
12								
13							1	
14								
15								
13	Total							
	Average							

Teacher Name:	Principal Name:	Moderator Name:
Signature:	Signature:	Signature:
Date:	Date:	Date:

3. LEARNER GUIDELINES

PAT 2021 cover page (Place this page at the front of the PAT.)

Department of Basic Education Grade 12 CAPS for Technical High Schools Practical Assessment Task – Electrical Technology

i lactical Assess	iliciit Task –		cai recimolo	3
Time allowed: Terms 1–3 (2021)				
Learner Name:				
Class:				
School:				
Specialisation: ELECTRO	NICS			
Complete TWO simulations.				
Project (Write the name of the	oroject):			
Evidence of moderation:				
NOTE:				
When the learner evidence (LE) selecte	d has been modera	ted at sch	ool level, the table w	ill contain
evidence of moderation. Provincial mod	lerators will sign the	e provincia	al moderation and o	nly sign if
re-moderation is needed.				
Moderation	Signature	Date	Signature	Date
School-based				
Provincial moderation			Re-moderation	
				·

Mark allocation

PAT Component	Maximum Mark	Learner Mark	Moderated Mark
Simulation 1	50		
Simulation 2	50		
Design and Make Project – Circuit	120		
Design and Make Project – Enclosure	30		
Total	250		

3.1 Instructions to learner

- The practical assessment task counts 25% of your final promotion mark.
- All work produced by you must be your own effort. Group work and co-operative work is not allowed.
- The practical assessment task must be completed over three terms.
- The PAT file must contain 2 simulations and a practical project.
- Calculations should be clear and include units. Calculations should be rounded off to TWO digits. SI units should be used.
- Circuit diagrams can be hand-drawn or drawn on CAD. NO photocopies or scanned files are allowed.
- Photos are allowed and can be in colour or greyscale. Scanned photos and photocopies are allowed.
- This document must be placed inside your PAT file together with the other evidence.
- Learners with identical photos will be penalised and receive zero for that section

3.2 Declaration of Authenticity (COMPULSORY)

Declaration:	
Ievidence is entirely my own efforms be withheld.	herewith declare that the work represented in this rt. I understand that if proven otherwise, my final results may
Signature of learner	

4. SIMULATIONS

4.1 Simulation 1: RLC series circuit

Name of learner:		
	Mark	
Class:	Date Completed:	50
Date Assessed:	Assessor Signature: _	
Date Moderated:	Moderator Signature:	

4.1.1 **Purpose:**

- To understand the operation of a resistor, inductor and capacitor in a series circuit with an AC supply.
- To understand resonant frequency.
- To compare the measured and the calculated values.

4.1.2 **Procedure:**

Build the series RLC circuit in FIGURE 4.1.4 on the breadboard using the components provided.

Connect the circuit to a function generator.

Set the output signal voltage of the function generator to 3 V peak to peak with a frequency of 1 kHz.

4.1.3 Required resources:

COMPONENTS	TOOLS AND EQUIPMENT
R_1 = 1 kΩ resistor	Multimeter
$L_1 = 1 \mu H$ inductor	Function generator
$C_1 = 1 \mu F$ capacitor	Leads
	Breadboard
	Side cutters
	Pair of pliers
	Oscilloscope

(5)

4.1.4 Circuit diagram:




FIGURE 4.1.4: RLC CIRCUIT DIAGRAM

4.1.5 Complete TABLE 4.1.5 by entering values of V_R , V_L , V_C , V_T , and I_T measured. **NOTE**: Alternatively measure with the oscilloscope and convert to V_{rms} values.

METERS CONNECTED ACROSS	MEASUREMENTS
V_R	
V_L	
V _C	
V _T	
I _T	

TABLE 4.1.5

4.1.6 Calculate the following:

a) The inductive reactance of the inductor. (3)

(b)	The capacitive reactance of the capacitor	(3
(c)	The impedance of the circuit	(3
(d)	The total current in the circuit using calculated	values. (3
(e)	The voltage drop across the resistor using calc	culated values. (3
(f)	The voltage drop across the inductor using cale	culated values. (3
(g)	The voltage drop across the capacitor using ca	alculated values. (3
(G)		
(h)	The resonant frequency for the circuit.	(3

Copyright reserved

4.1.7 Compare the measured values with the calculated values and enter the values in the table below:

	QUANTITIES	MEASURED VALUES	CALCULATED VALUES
(a)	Total current		
(b)	Resistor voltage		
(c)	Inductor voltage		
(d)	Capacitor voltage		
(e)	V _{XC} at resonance		
(f)	V _{XL} at resonance		

Set the function genera	ator to the resonant frequency and record the value of:
V _{XC} =	(V)
V _{XL} =	(V)
V _R =	(V)
I _T =	(A)
	ut the measurements observed in QUESTION 4.1.8 when the

LEVEL DESCRIPTOR			MARKS OBTAINED	
0	1	2	4	
The candidate was not able to build the circuit on his own.	The candidate was able to partially build the circuit on his own.	The candidate was able to correctly build the circuit with the assistance of the teacher.	The candidate builded the circuit correctly without the assistance of the teacher.	
The candidate was not able to connect the measuring instruments.	The candidate was able to partially connect the measuring instruments to the circuit.	The candidate connected the measuring instruments correctly and measured the voltages and currents with the assistance of the teacher.	The candidate connected the measuring instruments correctly and measured the voltages and currents on his own.	

Total: [50]

(12)

4.2 Simulation 2A: JFET amplifier circuit

Name of learner:		
	Mark	
Class: D	ate Completed:	50
Date Assessed:	Assessor Signature:	
Date Moderated:	Moderator Signature:	

4.2.1 **Purpose:**

Build the JFET amplifier circuit in FIGURE 4.2.3 on a breadboard and investigate the advantage of using a Darlington pair compared to a single transistor. Display the input/output waveforms on an oscilloscope.

4.2.1 Required resources:

TOOLS/INSTRUMENTS	MATERIALS
Analogue/Digital trainer Analogue/Digital oscilloscope Function generator Variable DC power supply Side cutters Wire stripper Multimeter	MATERIALS 2 x 1 kΩ resistors 1 x 100 Ω resistor 1 x 100 kΩ resistor 1 x 2k2 Ω resistor 1 x 750 Ω resistor 1 x 10 k Ω resistor 1 x 10 k Ω resistor 1 x 10 μF electrolytic capacitor 32 V 1 x 2N5457 JFET (2N5459 or 2N3819) Connecting wires

4.2.3 **Procedure:**

(a) Build the circuit in FIGURE 4.2.3 on an experiment board.





FIGURE 4.2.3: JFET AMPLIFIER CIRCUIT

- (b) Connect the function generator across R_1 and R_2 and adjust it to provide a 1 V peak to peak sine wave. (If the output saturates, decrease the input voltage to obtain an undistorted output.)
- (c) Connect channel 1 of the oscilloscope across R₂ and draw the waveform on the grid provided to scale.
- (d) Connect channel 2 of the oscilloscope across the output of the amplifier and draw the waveform on the grid provided to scale.



V/Div:_____(Ch 1)

V/Div:_____(Ch 2)

T/Div: _____

NOTE: 1 mark for each correctly drawn waveform and 1 mark for each correct oscilloscope setting.

(5)

(e)		of the oscillos utput signals.	scope setting	s and dete	ermine the p	eak value of th	ne (3)
	$V_{\text{IN}(\text{peak})}$	=					
	$V_{\text{OUT(peak)}}$	=					
	Phase shift	between input	t and output?	Y (Y/N):			
(f)	Calculate th	ne gain of the a	amplifier.				
							(3)
(g)	Compare th	ne two wavefor	ms and write	e a conclusi	on regarding	the circuit.	
						Simulation 2	

FACET SHEET OF SIMULATION 2A: JFET AMPLIFIER CIRCUIT

	FACET 1	FACET 2	FACET 3	FACET 4	MAXIMUM POSSIBLE MARKS	LEARNER MARK
Prepare for the simulation	Identify components correctly (1)	Collect PSU/mini trainer (1)	Collect instruments– oscilloscope (1)	Collect hand tools (1)	4/4 = 1	
Hand tools	Use side cutters correctly (1)	Use wire stripper correctly (1)	Use long-nose pliers correctly (1)		3/3 = 1	
Preparation for insertion of components into breadboard.	Check the datasheet on the FET (1)	Set supply voltage correct at +9 V (1)	Set input voltage correct at 1 V from function generator (1)		3	
Correct connection on breadboard – nodes and polarity	Connect 6 nodes correctly (6/2 = 3)	Polarity of JFET correct (2)	Polarity of C ₂ – correct (1)		6/2 = 3	
Connection of instruments	Correct setting of the function generator (2)	Correct setting of the oscilloscope (2)	Correct connection of the oscilloscope (2)		6/2 = 3	
Circuit is working correct	Output amplified (1)	Output phase vs. input phase (1)			2	
Housekeeping	Cleaning the working area after the experiment (1)	Placing tools back in their places after work (1)			2/2 = 1	
Safety	Observing safety before being reminded (2)		FACET about at 0	mulation 2 A	2/2 = 1	
			FACET sheet of Si	mulation ZA:	15	

Simulation 2B: Darlington pair current amplifier

4.2.4 Resources

TOOLS/INSTRUMENTS	MATERIALS
Analogue/Digital trainer	2 x BC 109 NPN transistors
Analogue/Digital function generator	1 x LED
Variable DC power supply	1 x 560 Ω resistor
Side cutters	1 x 100 kΩ resistor
Wire stripper	Connecting wires

4.2.5 **Procedure:**

(a) Construct the circuit in FIGURE 4.2.5 on an experiment board.




FIGURE 4.2.5: TRANSISTOR CIRCUIT

(b) Use your finger as a pathway for the current to connect points X and Y. Once your finger is connected, observe the brightness of the LED and record your findings. Connect an ammeter between the resistor and LED.

(2)

(c) Replace the single transistor with two identical BC109 transistors, as indicated in FIGURE 4.2.6.




FIGURE 4.2.6: DARLINGTON PAIR

d)	Connect points X and Y with your finger. Write down your observation of the brightness of the LED. Connect an ammeter between the resistor and LED.	
;)	Compare the brightness of the LED when one transistor is used and when two transistors are used. Motivate why this happens.	(

FACET SHEET OF SIMULATION 2B: DARLINGTON PAIR CURRENT AMPLIFIER

	FACET 1	FACET 2	FACET 3	FACET 4	MAXIMUM MARKS	LEARNER MARK
Prepare for the simulation	Identify components correctly (1)	Collect PSU/mini trainer (1)	Collect instruments – multimeter (1)	Collect hand tools (1)	4/2 = 2	
Hand tools	Use side cutters correctly (1)	Use wire stripper correctly (1)			2/2 = 1	
Preparation for insertion of components into breadboard.	Identify the pin layout of the transistor correctly (1)	Set supply voltage correctly at +9 V (1)			2/2=1	
Correct connection on breadboard – nodes and polarity	Connect 6 nodes correctly (6/2 = 3)	Polarity of TR1 and TR2 – correct (2)	Polarity of LED – correct (1)		6	
Circuit is working correct	1 transistor. Brightness of LED – dim (1)	2 transistors Brightness of LED – bright (1)			2	
Housekeeping	Cleaning the working area after the experiment (1)	Placing tools back in their places after work (1)			2/2=1	
Safety	Observing safety without being reminded (2)				2/2=1	
			Facet sheet	of Simulation 2B:	[14]	
				Simulation 2A:		(15)
			Facet sheet	of Simulation 2A:		(15)
				Simulation 2B:		(6)
			Facet sheet	of Simulation 2B:		(14)
			TOTAL	L SIMULATION 2:		

4.3 Simulation 3A: Monostable multivibrator using 555 IC

Name of learner:			
	Mark		
Class:	Date Completed:	50	
Date Assessed:	Assessor Signature:		
Date Moderated:	Moderator Signature:		

4.3.1 **Purpose:**

- To build the monostable multivibrator in FIGURE in 4.3.3 using a 555 IC.
- To justify the theory learned in class with the actual circuit.

4.3.2 **Resources**:

TOOLS/INSTRUMENTS	MATERIAL
Experiment board	1 x 555 IC
Voltmeter (multimeter)	2 x 10 kΩ resistors
DC power supply 5 V	1 x 1 kΩ resistor
Side cutters	2 x 470 Ω resistors
Long-nose pliers	1 x 220 μF electrolytic capacitor 16 V
Wire stripper	1 x 220 μF electrolytic capacitor 16 V
	1 x LED
	1 x push button/tactile switch
	Connecting wires

4.3.3 **Procedure:**

Build the circuit diagram in FIGURE 4.3.3 on your experiment board. After the teacher has checked the circuit, switch the power ON. Connect a multimeter to measure the voltage on pin 2. Connect a multimeter to measure the voltage across C_1 .




FIGURE 4.3.3: 555 MONOSTABLE MULTIVIBRATOR

	FIGURE 4.3.3: 333 MONOSTABLE MULTIVIBRATOR
)	Write down the voltage measured across pin 2.
	Voltage on pin 2 $V_1 =$
	State the function of R ₁ with reference to pin 2 and the output.
	Press the trigger input and observe what happens to the voltage measurement across the capacitor. Write down the voltage measured across C_1 just before the LED switches OFF (maximum charged voltage).
	Voltage across C_1 . $V_2 =$
	Compare the voltage across C ₁ with the supply voltage.
	Press the trigger input twice within a short time frame to simulate switch bounce. Write down your observation.
	Dealess are sites O with a 400 of a resites Onital ON the size it and
	Replace capacitor C ₁ with a 100 μF capacitor. Switch ON the circuit, press the trigger input and observe. Write down you observation and give a reason why this happens.

Simulation 3A: (12)

Simulation 3B: Inverting op-amp using 741 IC

4.3.4 **Purpose:**

To build the inverting amplifier circuit in FIGURE 4.3.6 using a 741 op-amp and to display the output waveforms on an oscilloscope. Investigate the effect of the R_{F} to R_{IN} ratio on the gain and the output of the amplifier.

4.3.5 Required resources:

TOOLS/INSTRUMENTS	MATERIAL
Function generator	1 x LM741 op-amp
Dual trace oscilloscope	1 x 100 kΩ resistors
+9 V 0 V -9 V DC power supply	1 x 50 kΩ variable resistor
Side cutters	Connecting wires
Wire stripper	, and the second
Calculator	

4.3.6 **Procedure**:

- Set the dual voltage power supply to +9 V/-9 V.
- Set the function generator to deliver a 0,5 V peak 1 kHz sine wave.
- Build the circuit in FIGURE 4.3.6 on your experiment board and connect it to the supply and input.
- Connect channel 1 of the oscilloscope across the input to display at least TWO complete cycles.
- Connect channel 2 of the oscilloscope across the output to display at least TWO complete cycles.
- (a) Build the circuit in FIGURE 4.3.6(a) on the experiment board with the variable resistor set to 10 k Ω .






FIGURE 4.3.6(a): 741 INVERTING OP-AMP

(5)





V/Div:_____ (Ch 1)

V/Div:_____ (Ch 2)

T/Div: _____

NOTE: 1 mark for each correctly drawn waveform. 1 mark for each correct oscilloscope setting.

(c) Use the oscilloscope settings to determine the values of:

$$V_{IN} =$$
 (1)

$$V_{OUT} =$$
 (1)

(d) Calculate the gain of the amplifier using the determined voltage values.

(3)

(e) Set variable resistor R_{IN} to the following values and record the output voltage in TABLE 4.3.6(e). (4)

R _{IN}	OUTPUT VOLTAGE
47 kΩ	
22 kΩ	
4,7 kΩ	
1 kΩ	

TABLE 4.3.6(e)

(f) Compare the output voltages in TABLE 4.3.6(e) to the input voltage in (c) and write a conclusion. (3)

Simulation 3B: (17)

Simulation 3C: Differentiator circuit using a 741 op-amp

4.3.7 **Purpose:**

Wire the differentiator op-amp circuit In FIGURE 4.3.9 using a 741 IC and display the output waveforms on an oscilloscope. Investigate how the value of R_F and C_{IN} affects the shape of the output signal.

4.3.8 Required resources:

TOOLS/INSTRUMENTS	MATERIALS
Function generator Dual trace oscilloscope +9 V 0 -9 V DC power supply	1 x 1 M Ω resistor 1 x 100 k Ω resistor 1 x 47 k Ω resistor
Side cutters Wire stripper	1 x 22 kΩ resistor (The feedback resistors can be replaced by a variable resistor within the prescribed range) 1 x 100 nF ceramic capacitor (104) 1 x LM 741 IC Connecting wires Alternatively a (102) or (103) ceramic capacitor may be used. Adjust the
	1 x LM 741 IC Connecting wires Alternatively a (102

4.3.9 **Procedure:**

- Set the dual voltage power supply to +9 V/-9 V.
- Set the function generator to deliver a 0,5 V peak 500 Hz triangular wave.
- Wire the circuit in FIGURE 4.3.9 on your experiment board and connect it to the supply and input.
- Connect channel 1 of the oscilloscope across the input to display at least TWO full cycles.
- Connect channel 2 of the oscilloscope across the output to display at least TWO full cycles.
- Vary RF to 100 k Ω , 47 k Ω and 22 k Ω , measure and record the output.
- (a) Wire the circuit in FIGURE 4.3.9 on the breadboard





FIGURE 4.3.9: DIFFERENTIATOR CIRCUIT USING A 741 OP-AMP

(b) Draw the input and output waveforms on the oscilloscope grid provided.



V/Div:_____(Ch 1)

V/Div:_____(Ch 2)

T/Div: _____

NOTE: 1 mark for each correctly drawn waveform. 1 mark for each correct oscilloscope setting.

(5)

- (c) Adjust the 1 M Ω resistor (R_F) to 100 k Ω . Switch on and observe.
- (d) Adjust the 100 k Ω resistor (R_F) to 47 k Ω . Switch on and observe.
- (e) Adjust the 47 k Ω resistor (R_F) to 22 k Ω . Switch on and observe.
- 4.3.10 CONCLUSION: Explain the effect different values of R_F and C_{IN} have on the output of the circuit.

(2)

Simulation 3C: (7)

Copyright reserved

FACET SHEET FOR SIMULATIONS 3A, 3B AND 3C

	FACET 1	FACET 2	FACET 3	FACET 4	MAXIMUM POSSIBLE MARKS	LEARNER MARK
Prepare for the simulation	Identify components correctly (1)	Collect PSU/mini trainer (1)	Collect instruments – multimeter (1)	Collect hand tools (1)	4/2 = 2	
Hand tools	Use side cutters correctly (1)	Use long-nose pliers correctly (1)	Use wire stripper correctly (1)		3/3 = 1	
Preparation for insertion of components into breadboard.	Check the pinout of the 555 IC (1)	Set supply voltage correctly at +5V for 555 IC (1)	Check the pinout of the 741 IC (1)	Set supply voltage correctly at +9 V 0 V -9 V for 741 IC (1)	4/2 = 2	
Correct connection on breadboard – nodes and polarity	Correct connection of 555 IC to supply (1)	Correct connection of 555 IC to input and output (2)	Correct connection of 741 IC to supply (1)	Correct connection of 741 IC to input and output (2)	6/2 = 3	
Circuit is working correctly	S₁ is pressed - LED 1(red) ON (1)	LED stays on in relation with the RC time constant (1)	V_{out} is inverted with R_{IN} = 10 kΩ (1)	V_{out} is an inverted square wave when $R_F = 1 M\Omega$ and $C_{IN} = 100 \text{ nF}$	4	
Housekeeping	Cleaning the working area after the experiment (1)	Placing tools back in places after work (1)			2/2 = 1	
Safety		hout being reminded 1)			1	
			Facet sheet for simu	lations 3A, 3B and 3C:	[14]	
				Simulation 3A: Simulation 3B: Simulation 3C:		(12) (17)
		_ (7) _ (14) [50]				

4.4 Simulation 4: Hartley oscillator

Name of learner:		_		
Class:	Date completed:	Mark 	50	
Date Assessed:	Assessor Sig	nature:		
Date Moderated:	Moderator Sig	gnature:		

4.4.1 **Purpose:**

Construction of the Hartley oscillator circuit using discreet components and displaying the input/output waveforms on the oscilloscope.

4.4.2 Required resources:

TOOLS/INSTRUMENTS	MATERIALS
Analogue/Digital trainer	1 x 2N2905 transistor
Analogue/Digital oscilloscope	1 x 470 KΩ resistor
Function generator	1 x 680 Ω resistor
Multimeter	1 x 2,2 KΩ resistor
Variable DC power supply	2 x 0,1 μF capacitor
Side cutters	1 x 47 μF capacitor
Wire stripper	1 x 0,1 μF capacitor
Long-nose pliers	2 x 47 nF capacitor
Connecting wire	1 x 0,47 μF capacitor
	1 x 10 mH inductor
	12 V DC supply

4.4.3 **Procedure:**

(a) Build the circuit in FIGURE 4.4.3 on the breadboard.





FIGURE 4.4.3: HARTLEY OSCILLATOR

Alternative circuit



(b) Switch ON the circuit. Draw the output of the oscillator on the grid provided.

V/Div:_____(Ch 1)

T/Div: _____

NOTE: 1 mark for a correctly drawn waveform. 1 mark for each correct oscilloscope setting.

(3)

(c) Measure and record the following DC voltages:

 $V_{R1} = \underline{\hspace{1cm}} (2)$

 $V_{CE} =$ (2)

 $V_{RC} =$ (2)

[30]

d)	Connect the oscilloscope, measure and record the resonant frequencykHz.	
e)	Calculate the theoretical resonant frequency.	
		_ _
		<u> </u>
	Replace capacitors C_1 and C_2 with C_1 = 470 pF and C_2 = 1 000 pF respectively. Measure and record the oscillation frequency:	
		_
		_
)	Calculate the theoretical resonant frequency of the new tank circuit.	_
)	Calculate the theoretical resonant frequency of the new tank circuit.	_
)	Calculate the theoretical resonant frequency of the new tank circuit.	
	Calculate the theoretical resonant frequency of the new tank circuit. Short out capacitor C ₄ , observe and record the AC and DC measurements at the collector and record them.	_ _ _ _
	Short out capacitor C ₄ , observe and record the AC and DC measurements at the	_ _ _ _
)	Short out capacitor C ₄ , observe and record the AC and DC measurements at the collector and record them.	

Electrical Technology: Electronics DBE/PAT 2021

FACET SHEET FOR SIMULATION 4: HARTLEY OSCILLATOR

	FACET 1	FACET 2	FACET 3	FACET 4	MAXIMUM POSSIBLE MARKS	LEARNER MARK
Prepare for the	Identify components	Collect PSU/mini	Collect instruments	Collect hand tools	4	
simulation	correctly (1)	trainer (1)	– multimeter (1)	(1)		
Hand tools	Use side cutters correctly (1)	Use long-nose pliers correctly (1)	Use wire stripper correctly (1)		3	
Preparation for insertion	Refer to datasheet	Set supply voltage			2	
of components into	for pinout (1)	correctly at 12 V				
breadboard		(1)				
Correct connection on	Correct connection	Correct polarity of	Voltage		6	
breadboard - nodes and	of transistor (2)	supply (1)	measurement			
polarity			across components (3)			
Circuit is working	Oscillation		` /		2	
correctly	frequency at output sine wave (2)					
Housekeeping	Cleaning the working area after the experiment (1)	Placing tools back in the places after work (1)			2	
Safety	Observing safety				1	
	without being reminded (1)					
			Facet sl	neet of Simulation 4:	[20]	
			Sı	ubtotal Simulation 4:		(30)
			Su	btotal Facet sheet 4:		(20)
			-	FOTAL Simulation 4:		[50]

5. SECTION B – DESIGN AND MAKE

Design and Make Pr	oject	1 34K
Time:	January to August 2021	
Learner Name:		
School:		-
Class:		-
Title/Type of Project:		

INSTRUCTIONS

- This section is COMPULSORY for all learners.
- The teacher will choose a circuit for the project.
- Any project constructed must include at least (but is not limited to):
 - SEVEN components
 - A variety of components (both active and passive)
 - o PCB-making in some form
 - Soldering
 - o An enclosure with a switch and protection
- The checklist below must be used to ensure that all the required tasks for the PAT have been completed.

PAT CHECKLIST

NOTE: The learner MUST complete this checklist for the teacher BEFORE marking of that section takes place.

NO.	DESCRIPTION			
		NO	YES	
Desig	n and Make: Part 1			
1.	Circuit diagram drawn			
2.	Circuit description filled in			
3.	Component list completed			
4.	Tools list for circuitry populated			
5.	Measuring instrument list filled in			
6.	Evidence of prototyping printed and pasted into the file			
7.	Learner's own Veroboard/PCB planning/design printed and included in file			
Docio	ın and Make: Part 2			
_				
1.	Enclosure design completed and included in the file	<u> </u>		
2.	Unique name written down and on the enclosure			
3.	Logo designed and placed on the enclosure			
Misce	ellaneous			
1.	Enclosure included in the project			
2.	Enclosure prepared and drilled according to the design			
3.	Enclosure finished off and completed with name and logo			
4.	PCB securely mounted in the enclosure using acceptable techniques			
5.	Circuit inside the enclosure is accessible			
6.	Internal wiring neat and ready for inspection			
7.	File and project completed and ready for moderation at the workshop/room			

5.1	Design	and	Make:	Part	1
-----	--------	-----	-------	-------------	---

5.1	1.1	Circu	ıit dia	gram

Draw a circuit diagram of your project and add it on the next page.

5.1.2	Project:	Description	of o	peration

Use the space below to provide an overview of how the project functions. Use your own words and do some research of your own.

5.1.3 Component I

List the components needed for the circuit diagram.

LABEL	DESCRIPTION AND VALUE	QUANTITY

5.1.4 **Tools/Instrument list**

List the tools needed to complete the project.

DESCRIPTION	PURPOSE/USE

5.1.5 Evidence of prototyping

Take photographs of the working prototype on the breadboard using a digital camera or cellphone and insert here. Add your name on the photograph.

Design a printed circuit board layout for the circuit you are building.		
Print it out and insert here.		

5.2 Assessment of the Design and Make Phase: Part 1

NO.	FACET DESCRIPTION	Mark	Achieved = 1 Not achieved = *
Circu	it Diagram (10)		
1.	The circuit diagram was drawn using EGD equipment.	1	
2.	The circuit diagram was drawn using CAD/any electronic	1	
	design software.		
3.	The circuit diagram was drawn using correct symbols.	2	
4.	The circuit diagram has all labels – R1, C1, Tr1, etc.	2	
5.	The circuit diagram has all component values -100Ω , 220 μ F, etc.	2	
6.	The circuit diagram has a name/title.	1	
7.	The circuit diagram has a frame and title block.	1	
	(EGD approach).		
Comp	ponent List (3)		
8.	Labels correlate with circuit diagram.	1	
9.	Description and values correlate with circuit diagram.	1	
10.	Quantities are correct.	1	
Desc	ription of Operation (10)		
11.	Basic function of the circuit is described correctly.	2	
12.	All subcircuits in the circuit diagram and component list are	3	
	included in the description.		
13.	Purposes of subcircuits in the circuit diagram are described correctly.	3	
14.	Learner used own interpretation and did not copy from another source verbatim.	1	
15.	Sources are acknowledged.	1	
Tools	/Instrument List (2)		
16.	The tools/instrument list has been completed.	1	
17.	The tools/instruments listed all have a purpose for being used.	1	
Evide	ence of Prototyping on Breadboard (10)		
18.	Unique, original photos of the prototyping are included.	1	
19.	Unique, original photos include the learner name.	2	
20.	Photos are clear and in focus:	2	
	All components are clearly identifiable.		
21.	Prototype is operational. No photo, no mark.	5	
PCB	Design (15) (If a kit is used in this section = 0)		
22.	Printed Circuit Board design is included in the PAT file.	1	
23.	PCB design is made using a CAD approach.	5	
24.	Component overlay showing placement is included.	1	
25.	Components are labelled the same as in the circuit diagram.	1	
26.	The design is original and does not match any other learner's design.	2	
27.	Board layout (tracks/current flow) is functional and matches the original circuit diagram.	5	

NO.	FACET DESCRIPTION	Mark	Achieved = 1
			Not achieved = *
	it Board Manufacturing (70)		
28.	Circuit board is etched neatly according to the PCB design.	10*	
29.	The learner's name is etched onto the circuit design.	2	
30.	Holes are drilled neatly and are aligned in the middle of the pads on the PCB.	2	
31.	Mounting holes of the PCB are drilled symmetrically.	2	
32.	All burrs are removed.	2	
33.	The PCB is cut neatly/squarely and edges are filed neatly.	2	
34.	Axial and radial components are placed neatly and flush with the board.	2	
35.	Component orientation is aligned between similar components (e.g. the gold band of all resistors are placed on the same side).	2	
36.	Soldered components – leads are cut off, flush and neat on the solder side.	3	
37.	More than 60% of the solder joints are shiny (not dry joints).	5	
38.	Wire insulation is stripped to the correct length (no extra copper showing).	3	
39.	Wiring is long enough to allow for dismantling and inspection.	2	
40.	Wiring is wrapped neatly.	2	
41.	A power switch is included and fitted to the enclosure.	2	
42.	A fuse/Protection is included and fitted correctly where applicable.	2	
43.	Wiring entering/exiting the enclosure is provided with a grommet/applicable fittings/sockets where applicable.	2	
44.	Batteries are mounted using a battery housing/mounting bracket and battery clip (NO double-sided tape).	2	
45.	The project has a pilot light/LED installed in the enclosure showing when the circuit is operational. (Switch is on – must go out when fuse is blown.)	3	
46.	The project is fully operational and commissioned/installed in the enclosure.	20	

TOTAL (PART 1 = 120 marks)

NOTE: In projects where facets are not applicable, the projects should be marked and the totals adjusted accordingly.

5.3 Design and Make: Part 2

5.3.1 Enclosure design

- Design an enclosure for your project.
- NO FREEHAND DRAWINGS.
- Draw using EGD equipment OR use a CAD program.
- Draw in first-angle orthographic projection.
- Add your drawings after this page.
- Use colour to enhance your drawing.
- 5.3.2 Manufacture the enclosure neatly according to your design.

You may use pre-cut panels from metal, wood and/or Perspex/Plexiglass. You must, however, construct/assemble these parts.

Injection moulded enclosures are also acceptable. It is important that your enclosure and the placement of the parts align with your design.

5.3.3 Choose a name for your device.

Write down the name of the device below.

5.3.4 Design a unique logo for your device, as well as a specification plate and attach it after this page.

[30]

5.4 Assessment of the Design-and-Make-Phase: Part 2

NO.	FACET DESCRIPTION	Mark	Achieved = 1 Not achieved = *		
	Enclosure Design (10)				
	Enclosure design is included in first-angle orthographic projection.	2			
	Drawn design includes a title box and page border.	1			
3.	Isometric drawing included additionally.	2			
	Dimensions are included.	2			
5.	The name of the device is written in the PAT document.	1			
	The logo design and specification plate design is in the PAT document.	2			
	Subtotal (10 marks	s max.)			
Enclos	sure Manufacturing (20)	•			
7.	Enclosure matches the design.	1			
	 Dimensions and placement correlate. 	'			
8.	Name of the device is attached on the enclosure.	1			
9.	The logo design is attached on the enclosure.	2			
	The logo design on the enclosure is durable and not merely a				
	paper pasted on the enclosure (painted/used decoupage/screen printed/sublimation printed).	2			
11.	The enclosure is manufactured from scratch/pre-cut parts.				
	Does NOT include: cardboard, paper, margarine container Does include: sheet metal, Perspex, Plexiglas, wood, glass and other raw materials, injection-moulded plastic boxes	5			
	Holes/Cut-outs in the enclosure are made with the appropriate tools.	3			
	Specification plate with the learner's name, operating voltage, fuse rating and additional information on the project.	2			
14.	Enclosure is neatly prepared, painted and aesthetically pleasing.	2			
15.	The circuit board is mounted using appropriate methods inside the enclosure. (NO double-sided tape, Prestik, glue, chewing gum, masking tape, etc.)	2			
	Subtotal (20 marks	s max.)			

TOTAL	
(PART 2 = 30 marks)	

6. PROJECTS

Practical Project 6.1: 5-watt mini amplifier (portable speaker)

This micro-sized high-quality amplifier was originally designed to replace amplifiers in car radios where the original IC is no longer available. This does not limit the use to that application: use your imagination; there are a million other uses. Always use an adequate heat sink.

THE CIRCUIT

The TDA 2002 or TDA 2003 is used in a very straightforward audio amplifier configuration and only a few precautions must be taken when using it.

Firstly, because of the very high input impedance, the input connections must be screened cables and kept as short as possible to eliminate pickup of stray radio frequency and other interference. Secondly, the fact that the PC board is so small, limits the amount of decoupling capacitance (C5) that can be provided on the board. If the supply does not have at least a few hundred microfarads smoothing, then the amplifier could go into oscillation, and that means you have to place , say 1 000 μ F 16 V capacitor over the supply voltage

Tips on construction

No problems should be experienced when assembling this amplifier. Just check for the polarity of the electrolytic capacitors and make sure that the soldering is done properly. Care must also be taken when connecting the power to the PC board.

IF THE POLARITY IS REVERSED, THE IC WILL BE DESTROYED!


COMPONENT LIST

R₁	Can be replaced with a 100 K pre-set if require	ed e	
R ₁	100 K 1/4 W resistor		1
			1
R_2	47 ohm 1/4 W resistor	Yellow Violet Black Gold	1
R_3	220 ohm 1/4 W resistor	Red Red Brown Gold	1
R_4	2,2 ohm 1/4 W resistor	Red Red Gold	1
R_5	22 ohm 1/4 W resistor	Red Red Black Gold	1
C_1	10 uF 16 V electrolytic radial capacitor		1
C_2	33 pF non-polarized ceramic capacitor		1
C_3	100 uF 16 V electrolytic radial capacitor		1
C_4	47 nF non-polarized capacitor (473, 0,047 uF		1
C_5	10 uF 16 V electrolytic radial capacitor		1
C_6	470 uF 16 V electrolytic radial capacitor		1
C ₇	100 nF non-polarized capacitor (104, 0,1 uF)		1
IC ₁	TDA 2002 OR TDA 2003 sound IC		1
PP_3	9 V battery clip		1
	10 cm mono-screened cable for signal IN con	nection	1
PCB	EFK # 1002		1

Required resources:

TOOLS/INSTRUMENTS	MATERIALS
Oscilloscope (analogue/digital)	Side cutters
Analogue/Digital trainer with dual power supply	Wire strippers
Multimeter	Soldering iron
PCB etching tank or similar	Helping hands
	Solder sucker

Circuit Diagram



Practical Project 6.2: (Electronics): Dual voltage power supply

This project uses a centre-tapped transformer. The recommended rating of the transformer is 240 V to 18-0-18 V.

NOTE: Sometimes the transformer you purchase outputs more than the specified value, so be careful while choosing the transformer.

Capacitors C1 and C2 act as the smoothing capacitor; this is to even out any fluctuation in voltage. You can also add a bypass capacitor after the C1 and C2 to remove any AC noise which is not shown in the circuit. Besides the two voltage regulators, the 7812 gives positive 12 V and 7912 gives you negative 12 V. Other variants of voltage regulator ICs can also be used.


NOTE: 78xx gives the positive output and 79xx gives the negative output.

Capacitors C3 and C4 are used as the bypass capacitor to remove the AC noise and give a pure and cleaner DC Signal.

Required resources:

TOOLS	MATERIALS	
Multimeter Side cutters	1 x transformer 240 to 15-0-15 volt - 4 x 1n4001	1 x 7812 voltage regulator IC 1 x 7912 voltage regulator IC
Wire strippers	2 x 2 200 uF/25 v	1x toggle switch
Soldering iron	2 x 10 uF/25 v	1 x in-line fuse and holder
Helping hands PCB etching tank or	1 x 3,3 kΩ 1 x red LED	1 m mains supply cable 1 x 3 pin plug
similar Solder sucker	2 x heat sink 2 x 3 pin terminal block	1 x PCB


Circuit diagram:



Practical Project 6.3: Electronic piano

The electronic piano uses an astable mode of a common 555 timer integrated circuit to produce a tone that drives the speaker (piezo buzzer).

Each musical note has a specific frequency. The frequency produced by the 555 timer in a stable mode relies on the values of capacitor (C_1) and two resistances (R_1 and a combination of R_2 to R_9). The resistance of R_2 to R_9 will vary depending on which push button is pressed.



TOOL	MATERIALS	
Multimeter	9 V battery and battery clip	470 Ω resistor
Side cutters	SPST switch	LED red x 1
Long-nose plier	Fuse and fuse holder	100 nF ceramic capacitor
Wire strippers	1N 4001 diode	(104)
Soldering iron	1 kΩ resistor x 3	10 μF electrolytic capacitor
Solder sucker	390 Ω resistor	16V
Helping hands	910 Ω resistor	IC NE555
PCB etching tank or similar	620 Ω resistor	Speaker 8 Ω/buzzer
	1k3 Ω resistor	PCB
	1k5 Ω resistor	Solder
		Etching chemicals

NOTE

All circuits MUST include an ON/OFF switch with a ON indicator and fuse protection.

7. CONCLUSION

On completion of the practical assessment task learners should be able to demonstrate their understanding of the industry, enhance their knowledge, skills, values and reasoning abilities as well as establish connections to life outside the classroom and address real-world challenges. The PAT furthermore develops learners' life skills and provides opportunities for learners to engage in their own learning.